52 Physical Design Engineer Jobs in San Carlos, CA
-
Physical Design Engineer Intelliswift Software - Burlingame, CA, United States , RDC, Synthesis, STA, Power). Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them 4 days ago
-
Physical Design Engineer L&T Technology Services - Sunnyvale, CA, United States As part of the block level implementation, you will need to ensure the floorplan is optimal, congestion issues are resolved, and timing... 11 days ago
-
Senior Physical Design Engineer Microsoft - Mountain View, CA Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements... USD 112,000.00 - 218,400.00 per year 6 days ago
-
Physical Design Engineer ACL Digital - San Jose, CA, United States Position: Physical Design Engineer Location: San Jose, CA / Austin, TX Job Description: Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks 5 days ago
- Forum: Start a Discussion Join
-
STA Physical Design Engineer Ursus, Inc. - San Jose, CA, United States STA Physical Design Engineer LOCATION : San Jose, CA (hybrid 3 days onsite) DURATION: 6+ Months Description: Perform static timing analysis (STA) and timing optimization, generate and verifies timing 11 days ago
-
Core Engineering- Hardware - Silicon Physical Design Engineer III Silicon Physical Design Engineer III PRI Global - Sunnyvale, California in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback. Comments for Suppliers: 5 days ago
-
Physical Design STA Engineer Zenex Partners - San Jose, CA, United States Physical Design STA Engineer Location:- San Jose, CA (Hybrid Schedule) Duration:- 6 Months Pay rate:- $80 - $120/hr W2. Responsibilities of Physical Design STA Engineer Perform static timing analysis 11 days ago
-
Senior Physical Design Engineer - Digital Implementation Cadence Design Systems - San Jose, CA, United States Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation... 20 days ago
-
Physical Design Methodology Engineer quadric.io, Inc - Burlingame, CA Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and... More than 30 days ago
-
Staff FPGA Design Engineer Recruiting from Scratch - Palo Alto, CA, United States Design Engineers and Embedded SW engineers to rapidly prototype and bring up satellite payloads that combine FPGA, processors, firmware, sensors, and networking functionality Take full responsibility 5 days ago
Top locations
- San Jose, CA (31)
- Sunnyvale, CA (15)
- Santa Clara, CA (11)
- Mountain View, CA (7)
- Cupertino, CA (6)
- Livermore, CA (4)
- Burlingame, CA (3)
- Emeryville, CA (1)
- See more