583 Design Engineer Jobs in Santa Clara, CA
-
RTL Design Engineer - Senior TekWissen ® - Santa Clara, CA, United States Job Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $80 .00-80.00/Hourly/W2 Overview: TekWissen Group 4 days ago
-
Senior Analog/Mixed Signal IC Design Engineer Silergy - Santa Clara, CA, United States Define and design analog blocks such as amplifiers, comparators, current sense, gate driver, oscillator, and bandgap blocks for power... 4 days ago
-
RTL Design Engineer - Senior (US) ObjectWin Technology - Santa Clara, California RTL Design Engineer - Specialized (US) 12 months contract (W2) Location: San Jose, CA 95124. Hybrid (at least 3 days a week onsite) Job Description: Location: San Jose, CA - Hybrid (at least 3 days 2 days ago
-
Senior Analog/Mixed Signal Design Verification Engineer Silergy - Santa Clara, CA, United States and verification team to develop reusable UVM verification platform Run regression simulations, debug, and to meet verification coverage goals Work with digital design engineers for RTL design and debug Work 4 days ago
-
- Users are also interested in
- What are the roles and responsibilities for Design Engineer?
- What are the required skills for Design Engineer?
- Is my educational background ideal for Design Engineer?
-
Design Verification Engineer Mirafra Technologies - Santa Clara, CA, United States and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM ○ Debug RTL and Gate simulations and work with design engineers to verify fixes. ○ Write diagnostics for validation 8 days ago
-
Senior Memory Design Engineer Ursus, Inc. - Santa Clara, California JOB TITLE: Senior Memory Design Engineer TOP 3 SKILLS: 1.) 10 years of custom circuit design experience from RTL-GDS for CPU and SoC applications 2.) Prior experience and proven success 5 days ago
-
Design Verification Engineer Capgemini Engineering - Santa Clara, CA, United States We are seeking a Design Verification Engineer with below skills. Total 10 years of experience in UVM based verification. System Verilog assertions experience. Familiarity with C/C++ model integration 11 days ago
-
Senior Design Verification Engineer Capgemini Engineering - Santa Clara, CA, United States sponsorship of a visa for employment authorization in the US by Capgemini. Position - Senior Design Verification Engineer Location - Santa Clara CA Full Time role with Capgemini Engineering Job description 15 days ago
-
Silicon Infrastructure Design Engineer Advanced Micro Devices, Inc - Santa Clara, California together we advance_ Responsibilities: SILICON DESIGN ENGINEER 2 THE ROLE: As a Silicon Design Engineer 2, you will work with Verification and RTL engineers to improve existing flows and design & develop new 6 days ago
-
Sr. Principal Hardware Power Engineer Oracle - Santa Clara, CA, United States Design Engineer to work within our Server Development team in Santa Clara, California. As a member of the team, you will have the opportunity to architect, design and integrate the system and on-board 8 days ago
Top locations
- San Jose, CA (240)
- San Francisco, CA (188)
- Cupertino, CA (162)
- Sunnyvale, CA (157)
- Mountain View, CA (71)
- Fremont, CA (68)
- Oakland, CA (42)
- San Mateo, CA (33)
- See more