44 Optimization Engineer Jobs in San Jose, CA
-
Physical Design STA Engineer Zenex Partners - San Jose, CA, United States Physical Design STA Engineer Location:- San Jose, CA (Hybrid Schedule) Duration:- 6 Months Pay rate:- $80 - $120/hr W2. Responsibilities of Physical Design STA Engineer Perform static timing analysis 2 days ago
-
Field Application Engineer Infineon Technologies - San Jose, CA, United States and customer programs as needed; this includes schematic/layout reviews, board bring ups, tuning/optimization, full validation, and generating validation reports * Work with product applications engineers 18 days ago
-
STA Engineer Xoriant Corporation - San Jose, CA Analysis / STA Engineer). Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip $75 - $80 4 days ago
-
STA Engineer LeadStack Inc. - San Jose, CA, United States Engineer to join our team. The successful candidate will be responsible for performing static timing analysis (STA), timing optimization, generating and verifying timing constraints, and conducting SI/Noise 2 days ago
- Forum: Start a Discussion Join
-
Lead C++ Software Engineer (R44516/kr) Cadence Design Systems - San Jose, CA, United States /GPU/HyperScaler companies for pre-Silicon software validation of their SOC’s. You will develop new algorithms and optimizations for QoR (Quality of Results) and performance for the Protium Compiler 26 days ago
-
STA Physical Design Engineer Ursus, Inc. - San Jose, California for a STA engineer. If you meet the qualifications listed, please Apply Now! Description: Sr. STA Engineer with 15+ years' experience for STA position Perform static timing analysis (STA) and timing 4 days ago
-
Physical Design STA Engineer Leadstack Inc - San Jose, California : San Jose, CA - Hybrid (3-4 days onsite per week) Duration: 7 Months with a high possibility to extend - Direct Client Job Description: We are seeking a highly skilled and experienced Senior STA Engineer 4 days ago
-
Linux Kernel Performance Architect Hireio, Inc. - San Jose, CA for an experienced Mobile Linux Kernel Performance Optimization Engineer who will play a crucial role in optimizing the performance of Linux Kernel on our mobile platforms. You'll be responsible for exploring advanced More than 30 days ago
-
SMTS Software Development Eng. Advanced Micro Devices, Inc - San Jose, California full system performance for AI workloads on Ryzen AI SoC. You will explore novel optimization techniques to accelerate the latest AI models addressing vision, language, and generative models, working 26 days ago
-
Tech Lead, Senior Software Engineer, Generative AI (Bilingual) Hireio, Inc. - San Jose, California and serve billions of users. We are looking for strong tech lead software engineers to drive the design and implementation of our generative AI systems consisting of model training and optimization 22 days ago
Top locations
- San Francisco, CA (20)
- Sunnyvale, CA (18)
- Cupertino, CA (13)
- Mountain View, CA (8)
- Fremont, CA (2)
- Livermore, CA (2)
- Oakland, CA (2)
- Richmond, CA (2)
- See more