Latest Asic Verification Engineer jobs in Los Altos, CA

24 Asic Verification Engineer Jobs in Los Altos, CA

ASIC Design Verification Engineer Mobiveil Technologies Inc. - Los Altos, CA, US • Experience with verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection... 12 days ago
Senior ASIC Verification Engineer USA Tech Recruitment - San Jose, CA, United States Are you an ASIC Verification Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving 6 days ago
ASIC Verification Engineer- UVM / RISC-V / System Verilog European Recruitment - San Jose, CA, United States ASIC Verification Engineer- UVM / RISC-V / System Verilog We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles 7 days ago
ASIC and/or FPGA Design & Verification Engineer (Lead, Senior, P Boeing Company - Mountain View, CA . Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design and Verification Engineers at Lead, Senior & Principal levels to join us as part of our Boeing Unspecified 4 days ago
Forum: Start a Discussion Join
ASIC Design Verification Engineer Acceler8 Talent - San Jose, CA, United States has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader. They are looking for a Senior/Principal ASIC Design Verification Engineer who is an expert 16 days ago
Verification Engineer/ASIC RTL / SoC Design Engineer TetraMem - Accelerate The World - Fremont, CA, United States , EM/IR/Power ASIC/SoC Design Verification Engineer In this role, you will be part of a world-class IC design team responsible for defining and developing a revolutionary computing system, which 16 days ago
Senior Verification engineer Two95 International Inc. - Sunnyvale, California Hi, Title: Lead / Senior Verification engineer Location: San Jose, CA / Santa Clara, CA Duration: 6+ Months Rate: $Open Skills: UVM and System Verilog Requirement:. • 5+ or more years of proven 13 days ago
CPU Design Verification Engineer Prodapt ASIC services (Formerly Innovative Logic) - Mountain View, CA, United States design center (ODC) or staff augmentation. We're seeking a CPU Design Verification Engineer with a strong background in UVM-based verification and experience in working with complex ARM/RISCV/x86 CPU based 19 days ago
IC Power Management Design Engineer AmberSemi™ - Dublin, CA, United States experience using Cadence tools, design methodologies, verification flows to tape-out and silicon characterization/testing Proven track record and demonstrated experience in taking mixed signal ASICs 2 days ago
Mobile Chipset Engineer Qualcomm - Santa Clara, CA . Qualcomm Engineers collaborate with cross-functional groups to determine product execution path. Minimum Qualifications: Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC USD 165,000.00 - 247,000.00 per year 14 days ago

Top locations