23 Asic Verification Engineer Jobs in Cupertino, CA - page 2
-
Mobile Chipset Engineer Qualcomm - Santa Clara, CA . Qualcomm Engineers collaborate with cross-functional groups to determine product execution path. Minimum Qualifications: Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC USD 165,000.00 - 247,000.00 per year 12 days ago
-
Design Verification Engineer Mirafra Technologies - Santa Clara, CA, United States of FPGA prototype (pre-tapeout) and ASIC. ○ Replicate silicon bugs in simulation environments and validate fixes or SW workarounds. ○ Convert verification tests to test patterns and assist Test Engineers 22 days ago
-
CPU Design Verification Engineer Prodapt ASIC services (Formerly Innovative Logic) - Mountain View, CA, United States design center (ODC) or staff augmentation. We're seeking a CPU Design Verification Engineer with a strong background in UVM-based verification and experience in working with complex ARM/RISCV/x86 CPU based 17 days ago
-
Senior Verification engineer Two95 International Inc. - Sunnyvale, California Hi, Title: Lead / Senior Verification engineer Location: San Jose, CA / Santa Clara, CA Duration: 6+ Months Rate: $Open Skills: UVM and System Verilog Requirement:. • 5+ or more years of proven 11 days ago
-
Digital Design Engineer (Staff) Qualcomm - Santa Clara, CA that meet the area and power targets Working with the verification engineers to develop unit-level and integrated-level test-benches Debugging the designs in stand-alone and integrated with the system USD 143,000.00 - 215,000.00 per year More than 30 days ago
-
Design Verification Engineer at San Jose CA Mirafra Inc - San Jose, CA simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA prototype (pre-tapeout) and ASIC. Replicate silicon bugs in simulation environments and validate fixes or SW Depends on Experience 6 days ago
-
Member of Technical Staff Thermal-Mechanical Engineer Advanced Micro Devices, Inc - San Jose, California or add tests or constrain random tests to meet the coverage requirements PREFERRED EXPERIENCE: Proficient in IP level ASIC verification Proficient in debugging firmware and RTL code using simulation 18 days ago
-
Fpga Validation Yoh - A Day & Zimmerman Company - San Jose, CA and disaggregated compute ecosystems. You should have prior knowledge about FPGAs and computer architecture. As the FPGA Engineer, you will have the opportunity to work in design verification, debug and system $70-75/HR 28 days ago
-
Design Verification Engineer Park Lane Recruitment Ltd - Milpitas, California DESIGN VERIFICATION ENGINEER -CALIFORNIA -USA JOB DESCRIPTION: We are seeking a highly skilled Design Verification Engineer to join ourclient that develops and delivers ASIC and SoC solutions 22 days ago
-
Verification Engineer Happiest Minds Technologies Limited - Fremont, CA Verification Engineer Fremont, CA BSEE or BSCS, or equivalent 5+ years of ASIC/FPGA verification experience using SystemVerilog / UVM Must have experience with: Verification flow using Questa Depends on Experience 23 days ago
Top locations
- San Jose, CA (10)
- Mountain View, CA (3)
- Santa Clara, CA (3)
- Fremont, CA (2)
- Milpitas, CA (2)
- Brentwood, CA (1)
- San Francisco, CA (1)
- Los Altos, CA (1)
- See more